Digital Phase-Locked Loop (PLL) Based Frequency Synthesizers: Theory and Analysis
نویسنده
چکیده
2 A review of PLL theory 3 2.1 PLL components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2.1.1 Reference frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2.1.2 Phase detectors (and charge pumps) . . . . . . . . . . . . . . . . . . . . . . . 4 2.1.3 Loop filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2.1.4 Voltage controlled oscillators . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.1.5 Feedback counters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.2 PLL loop analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.3 PLL phase noise (jitter) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.4 PLL and loop filter order and type . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 2.5 Loop filter design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 2.6 PLL response analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 2.6.1 Second order PLL analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 2.6.2 Second order PLL design procedure . . . . . . . . . . . . . . . . . . . . . . . 17 2.6.3 Third order PLL analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 2.6.4 Third order PLL design procedure . . . . . . . . . . . . . . . . . . . . . . . . 20
منابع مشابه
A-New-Closed-form-Mathematical-Approach-to-Achieve Minimum Phase Noise in Frequency Synthesizers
The aim of this paper is to minimize output phase noise for the pure signal synthesis in the frequency synthesizers. For this purpose, first, an exact mathematical model of phase locked loop (PLL) based frequency synthesizer is described and analyzed. Then, an exact closed-form formula in terms of synthesizer bandwidth and total output phase noise is extracted. Based on this formula, the phase ...
متن کاملA Digital Integrator for an S-band High-speed Frequency-hopping Phase-locked Loop
Phase-locked loop (PLL) frequency synthesizers used for high-speed data transmission must rapidly hop and lock to new frequencies. The fundamental problem is that the settling time depends inversely on the loop bandwidth, and increasing the bandwidth causes unwanted noise interference and stability problems for the circuit. We demonstrate the feasibility of replacing the analog integrator in th...
متن کاملPhase Noise Behaviour of Fractional-N Synthesizers with ∆Σ Dithering for Multi-Radio Mobile Terminals
This paper presents phase noise behaviour and design aspects of PLL based frequency synthesizers with ∆Σ dithering for cognitive multi-radio mobile terminals. Principal features of PLL based frequency synthesizers and 1-bit ∆Σ dithering are presented and simulated. Moreover, frequency synthesizer requirements for main standards in the frequency band 800 MHz to 6 GHz are investigated as well.
متن کاملModeling Jitter in PLL-based Frequency Synthesizers
Version 4, 1 April 2003 A methodology is presented for modeling the jitter in a Phase-Locked Loop (PLL) that is both accurate and efficient. The methodology begins by characterizing the noise behavior of the blocks that make up the PLL using transistor-level simulation. For each block, the jitter is extracted and provided as a parameter to behavioral models for inclusion in a high-level simulat...
متن کاملPhase noise and jitter modeling for fractional-N PLLs
Abstract. We present an analytical phase noise model for fractional-N phase-locked loops (PLL) with emphasis on integrated RF synthesizers in the GHz range. The noise of the crystal reference, the voltage-controlled oscillator (VCO), the loop filter, the charge pump, and the sigma-delta modulator (SDM) is filtered by the PLL operation. We express the rms phase error (jitter) in terms of phase n...
متن کامل